RISC-V Integer Multiplier Optimization
activeComputer Architecture Electronic Design Automation
Advanced integer multiplier design for RISC-V cores that significantly reduces power consumption and area while greatly improving performance for specific workloads.
Team
- Ruijie "Jerry" Gao — lead
- Sara Ablove — contributor