Heterogeneous Turn-Restricted Routing
activeComputer Architecture Electronic Design Automation
This project addresses the critical challenge of efficient data routing in heterogeneous, chiplet-based systems where scalability concerns limit the application of virtual-channel approaches to routing deadlock freedom.
Team
- Kangqi "Amos" Zhang — lead
- Linus Wang — co-lead